<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Quad port NIC with HA VIF - port usage rules in Network and Storage Protocols</title>
    <link>https://community.netapp.com/t5/Network-and-Storage-Protocols/Quad-port-NIC-with-HA-VIF-port-usage-rules/m-p/69391#M6337</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Bren,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Good to see you around! &lt;SPAN __jive_emoticon_name="happy" __jive_macro_name="emoticon" class="jive_macro jive_emote" src="https://community.netapp.com/4.0.8/images/emoticons/happy.gif"&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;There is a good thread about this topic, but it's in the Sales Engineering space (not accessible for end-users - don't shoot the messenger &lt;SPAN __jive_emoticon_name="cool" __jive_macro_name="emoticon" class="jive_macro jive_emote" src="https://community.netapp.com/4.0.8/images/emoticons/cool.gif"&gt;&lt;/SPAN&gt;). The very informative bottom line from Steve Botkin is below though:&lt;/P&gt;&lt;UL&gt;&lt;LI&gt;&lt;STRONG&gt;Systems with only two onboard ports share a single&amp;nbsp; Ethernet chip.&lt;/STRONG&gt; &lt;/LI&gt;&lt;LI&gt;&lt;STRONG&gt;Systems with four onboard ports&amp;nbsp; are split across two separate Ethernet chip sets internal to the controller. &lt;/STRONG&gt; &lt;/LI&gt;&lt;LI&gt;&lt;STRONG&gt;The QUAD Ethernet port ADD-IN&amp;nbsp; cards all share a single Ethernet chip.&lt;/STRONG&gt; &lt;/LI&gt;&lt;LI&gt;&lt;STRONG&gt;If&amp;nbsp; an Ethernet chip used in a&amp;nbsp; controller or a NIC card ever fails then a&amp;nbsp; controller failover will occur so&amp;nbsp; splitting access across chips is not&amp;nbsp; necessary.&lt;/STRONG&gt; &lt;/LI&gt;&lt;LI&gt;&lt;STRONG&gt;Ethernet chip sets used can run&amp;nbsp; at full bandwidth for all of the ports using those chips.&lt;/STRONG&gt; &lt;/LI&gt;&lt;/UL&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;All the best,&lt;/P&gt;&lt;P&gt;Radek&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 13 Sep 2010 16:14:23 GMT</pubDate>
    <dc:creator>radek_kubka</dc:creator>
    <dc:date>2010-09-13T16:14:23Z</dc:date>
    <item>
      <title>Quad port NIC with HA VIF - port usage rules</title>
      <link>https://community.netapp.com/t5/Network-and-Storage-Protocols/Quad-port-NIC-with-HA-VIF-port-usage-rules/m-p/69386#M6335</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;As part of a migration to NFS datastores from VMFS and FCP LUNs, I am designing my new LAN configuration.&amp;nbsp; I have selected the cross-switch Etherchannel design recommend in the best practice doc which requires only 2 NIC ports from the quad port NICs I have purchased for this project.&amp;nbsp; The quad port FCP HBAs we use have ports paired on the same ASIC chip so that so that A &amp;amp; C must be used to ensure no single point of failure.&amp;nbsp; I have been looking for a similar rule on the quad port NIC cards but can not see anything in the documentation.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A class="jive-link-external-small" href="http://now.netapp.com/NOW/knowledge/docs/hardware/filer/210-01171+B0.pdf" target="_blank"&gt;http://now.netapp.com/NOW/knowledge/docs/hardware/filer/210-01171+B0.pdf&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Are all the ports on the X1049A-R6 independent of each other or should I select ports A &amp;amp; C for my NFS multi mode VIF design?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Bren&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 05 Jun 2025 07:09:00 GMT</pubDate>
      <guid>https://community.netapp.com/t5/Network-and-Storage-Protocols/Quad-port-NIC-with-HA-VIF-port-usage-rules/m-p/69386#M6335</guid>
      <dc:creator>BrendonHiggins</dc:creator>
      <dc:date>2025-06-05T07:09:00Z</dc:date>
    </item>
    <item>
      <title>Re: Quad port NIC with HA VIF - port usage rules</title>
      <link>https://community.netapp.com/t5/Network-and-Storage-Protocols/Quad-port-NIC-with-HA-VIF-port-usage-rules/m-p/69391#M6337</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Bren,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Good to see you around! &lt;SPAN __jive_emoticon_name="happy" __jive_macro_name="emoticon" class="jive_macro jive_emote" src="https://community.netapp.com/4.0.8/images/emoticons/happy.gif"&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;There is a good thread about this topic, but it's in the Sales Engineering space (not accessible for end-users - don't shoot the messenger &lt;SPAN __jive_emoticon_name="cool" __jive_macro_name="emoticon" class="jive_macro jive_emote" src="https://community.netapp.com/4.0.8/images/emoticons/cool.gif"&gt;&lt;/SPAN&gt;). The very informative bottom line from Steve Botkin is below though:&lt;/P&gt;&lt;UL&gt;&lt;LI&gt;&lt;STRONG&gt;Systems with only two onboard ports share a single&amp;nbsp; Ethernet chip.&lt;/STRONG&gt; &lt;/LI&gt;&lt;LI&gt;&lt;STRONG&gt;Systems with four onboard ports&amp;nbsp; are split across two separate Ethernet chip sets internal to the controller. &lt;/STRONG&gt; &lt;/LI&gt;&lt;LI&gt;&lt;STRONG&gt;The QUAD Ethernet port ADD-IN&amp;nbsp; cards all share a single Ethernet chip.&lt;/STRONG&gt; &lt;/LI&gt;&lt;LI&gt;&lt;STRONG&gt;If&amp;nbsp; an Ethernet chip used in a&amp;nbsp; controller or a NIC card ever fails then a&amp;nbsp; controller failover will occur so&amp;nbsp; splitting access across chips is not&amp;nbsp; necessary.&lt;/STRONG&gt; &lt;/LI&gt;&lt;LI&gt;&lt;STRONG&gt;Ethernet chip sets used can run&amp;nbsp; at full bandwidth for all of the ports using those chips.&lt;/STRONG&gt; &lt;/LI&gt;&lt;/UL&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;All the best,&lt;/P&gt;&lt;P&gt;Radek&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 13 Sep 2010 16:14:23 GMT</pubDate>
      <guid>https://community.netapp.com/t5/Network-and-Storage-Protocols/Quad-port-NIC-with-HA-VIF-port-usage-rules/m-p/69391#M6337</guid>
      <dc:creator>radek_kubka</dc:creator>
      <dc:date>2010-09-13T16:14:23Z</dc:date>
    </item>
    <item>
      <title>Re: Quad port NIC with HA VIF - port usage rules</title>
      <link>https://community.netapp.com/t5/Network-and-Storage-Protocols/Quad-port-NIC-with-HA-VIF-port-usage-rules/m-p/69399#M6338</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;It has been crazy busy with family stuff and projects at work.&amp;nbsp; Thanks again for the help.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Bren&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 14 Sep 2010 08:20:01 GMT</pubDate>
      <guid>https://community.netapp.com/t5/Network-and-Storage-Protocols/Quad-port-NIC-with-HA-VIF-port-usage-rules/m-p/69399#M6338</guid>
      <dc:creator>BrendonHiggins</dc:creator>
      <dc:date>2010-09-14T08:20:01Z</dc:date>
    </item>
  </channel>
</rss>

